LZI - Schloss Dagstuhl - Talks + Materials of Seminar 08241
Abstract Listing
 Collector buttons: 

Seminar 08241
Transactional Memory : From Implementation to Application

Christof Fetzer (TU Dresden, D), Tim Harris (Microsoft Research, Cambridge, GB), Maurice Herlihy (Brown Univ. - Providence, USA), Nir Shavit (Tel Aviv University, IL)


Seminar Wide Materials
 Hardware Support for TM - Breakout Session Summary
Abstracts: txt Slides: ppt

 Language Support for TM Breakout Session Summary
Abstracts: txt Slides: ppt



Change CoordinatesUpload or overwrite a document file and/or change title of talk
 Due to caching problems of microsofts internet explorer concerning dynamic webpages, sometimes newly uploaded files are not shown. By pressing [CTRL]+[F5], the page is completely reloaded.
Ali-Reza Adl-Tabatabai , Intel - Santa Clara
 C/C++ Language Extensions for Transactions
Abstracts: txt


Yehuda Afek , Tel Aviv University

Hagit Attiya , Technion - Haifa
 Sequential Analysis For Serializability and Beyond
Abstracts: txt Slides: ppt


Annette Bieniusa , Universität Freiburg
 STM for a Distributed Java VM in Sensor Networks
Abstracts: txt


Dave Dice , Sun Microsystems Laboratories - Burlington

Lucia Draque Penso Rautenbach , Brown Univ. - Providence

Sandhya Dwarkadas , University of Rochester
 Flexible Decoupled Transactional Memory Support
Abstracts: txt


Faith Ellen , University of Toronto
 Obstruction-Free Algorithms can be Practically Wait-Free
Abstracts: txt


Alexandra Fedorova , Simon Fraser University - Burnaby

Pascal Felber , Université de Neuchâtel
 STM for speculative out-of-order event processing
Abstracts: txt Slides: pdf


Christof Fetzer , TU Dresden

Daniel Grossman , University of Washington
 My programming-languages view of TM: Research and Conjectures
Abstracts: txt Slides: ppt


Rachid Guerraoui , EPFL - Lausanne
 Transactional Memory Input Acceptance
Abstracts: txt Slides: ppt


Tim Harris , Microsoft Research UK - Cambridge
 Pay-to-use strong atomicity
Abstracts: txt


Danny Hendler , Ben Gurion University
 CAR-STM: Scheduling-Based Collision Avoidance and Resolution for Software Transactional Memory
Abstracts: txt


Maurice Herlihy , Brown Univ. - Providence
 Are transactions concurrent enough?
Abstracts: txt Paper: txt


Lisa Higham , University of Calgary

Eshcar Hillel , Technion - Haifa
 Locality in Concurrent Data Structures
Abstracts: txt


Idit Keidar , Technion - Haifa

Guy Korland , Tel Aviv University

Christos Kozyrakis , Stanford University
 Challenges and Directions for TM Research
Abstracts: txt Slides: ppt


Petr Kuznetsov , MPI für Software Systeme - Saarbrücken

Yossi Lev , Brown Univ. - Providence
 Preparing Debuggers for Transactional Programs
Abstracts: txt Slides: ppt


Victor Luchangco , Sun Microsystems Laboratories - Burlington
 What do we really want from transactional memory?
Abstracts: txt


Maged Michael , IBM TJ Watson Research Center
 Profile of the Elusive TM Killer App
Abstracts: txt


Mark Moir , Sun Microsystems Laboratories - Burlington
 Towards Pragmatic Semantics for Transactional Memory
Abstracts: txt


J. Eliot B. Moss , Univ. of Massachusetts - Amherst
 Provably Correct Abstract Concurrency Control, And More
Abstracts: txt Slides: pdf Other: pdf


Dan Nussbaum , Sun Microsystems Laboratories

Kunle Olukotun , Stanford University
 Pervasive Parallelism and Real Hardware Prototypes for TM
Abstracts: txt


Fatourou Panagiota , University of Ioannina

Ravi Rajwar , Intel Corp. - Hillsboro
 Putting the R back in ROI
Abstracts: txt


Torvald Riegel , TU Dresden

Rodrigo Rodrigues , MPI - SWS

William Scherer , Rice University

Marc Shapiro , INRIA & LIP6 - Paris

Nir Shavit , Tel Aviv University

Gad Sheaffer , Intel Israel

Asuman Suenbuel , SAP Research Labs - Palo Alto
 Concurrency in Enterprise Systems
Abstracts: txt


Osman Unsal , Barcelona Supercomputing Center

David A. Wood , Univ. Wisconsin - Madison
 TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory
Abstracts: txt


Craig Zilles , Univ. of Illinois - Urbana
 Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid TM
Abstracts: txt